

B3
-- FIGs. 1A and 1B, arranged as shown in FIG. 1, are a diagram of a typical digital network showing the interconnection of a network node to the network and the components of the network node according to the preferred embodiment of this invention.--

In the Claims

Please amend claims 1, 31-34, and 37-39, as follows:

1. [Twice Amended] A cache coherency system for a shared memory parallel processing system including a plurality of processing nodes, comprising:
- a multi-stage communication network for interconnecting said processing nodes;
 - each said processing node including a unique section of shared memory which is not a cache;
 - each said processing node including one or more caches for storing a plurality of cache lines;

B4 Control

a cache coherency directory which is distributed to each of said nodes for tracking which of said nodes have copies of each cache line; and

an adapter for storing changed data immediately to said unique section of shared memory regardless of which of said nodes is changing the data and which of said nodes includes the section of shared memory to be changed, such that said shared memory always contains the most recent data.

400 C1

B5

1 31. [Amended] A method for operating a shared memory
2 parallel processing system as a cache coherency system
3 including a plurality of processing nodes, each said
4 processing node including a unique section of shared memory
5 which is not a cache, comprising the steps of:

6 interconnecting said processing nodes through a multi-
7 stage communication network;

8 storing at each said processing node a plurality of
9 cache lines in one or more caches;

10 distributing to each of said processing nodes a cache
11 coherency directory;

12 tracking in said cache coherency directory which of
13 said processing nodes have copies of each cache line;
14 and

15 changing said shared memory, wherein changed data is
16 stored immediately to said unique section of shared
17 memory regardless of which of said nodes is changing
18 the data and which of said nodes includes the section
19 of shared memory to be changed, wherein said shared
20 memory always contains the most recent data.

25
20
15
10
5
1 32. [Amended] A program storage device readable by a
2 machine, tangibly embodying a program of instructions
3 executable by a machine to perform method steps for
4 operating a shared memory parallel processing system
5 including a plurality of processing nodes, each said
6 processing node including a unique section of shared memory
7 which is not a cache, said method steps comprising:

8 interconnecting said processing nodes through a multi-
9 stage communication network;

10 storing at each said processing node a plurality of
11 cache lines in one or more caches;

12 tracking in a cache coherency directory which is
13 distributed to each of said processing nodes which of
14 said processing nodes have copies of each cache line;
15 and

16 changing said unique section of shared memory, wherein
17 changed data is stored immediately to shared memory
18 regardless of which of said nodes is changing the data
19 and which of said nodes includes the section of shared
20 memory to be changed, wherein said shared memory always
21 contains the most recent data.

1 33. [Amended] An article of manufacture comprising:

2 a computer useable medium having computer readable
3 program code means embodied therein for operating a
4 shared memory parallel processing system including a

5 plurality of processing nodes, each said processing
6 node including a unique section of shared memory which
7 is not a cache, the computer readable program means in
8 said article of manufacture comprising:

9 computer readable program code means for causing a
10 computer to effect interconnecting said processing
11 nodes through a multi-stage communication network;

12 computer readable program code means for causing a
13 computer to effect storing at each said processing node
14 a plurality of cache lines in one or more caches;

15 computer readable program code means for causing a
16 computer to effect tracking in a cache coherency
17 directory which is distributed to each of said
18 processing nodes which of said processing nodes have
19 copies of each cache line; and

20 computer readable program code means for storing
21 changed data immediately to said unique section of
22 shared memory regardless of which of said nodes is
23 changing the data and which of said nodes includes the
24 section of shared memory to be changed such that said
25 shared memory always contains the most recent data.

1 34. [Amended] A computer program product or computer
2 program element for operating a shared memory parallel
3 processing system including a plurality of processing nodes,
4 each said node including a unique section of shared memory
5 which is not a cache, according to the steps of:

6 interconnecting said processing nodes through a multi-
stage communication network;

8 storing at each said processing node a plurality of
9 cache lines in one or more caches;

10 distributing to each of said processing nodes a cache
11 coherency directory;

12 tracking in said cache coherency directory which of
13 said processing nodes have copies of each cache line;
14 and

15 storing changed data immediately to said unique section
16 of shared memory regardless of which of said nodes is
17 changing the data and which of said nodes includes the

Amended
18 section of shared memory to be changed such that said
19 shared memory always contains the most recent data.

B6
1 37. [Amended] The cache coherency system of claim 36,
2 further comprising at a first node of said plurality of
3 processing nodes a memory controller selectively operable
4 first responsive to a request for access to a memory word
5 by first accessing the cache at said first node and, if said
6 requested memory word is not available in said cache,
7 selectively operable second for accessing said memory word
8 selectively from said shared memory regardless of which of
9 said nodes includes the section of shared memory being
10 accessed, and storing said cache line including said memory
11 word to said cache at said first node.

1 38. [Amended] The cache coherency system of claim 37, said
2 memory controller further being selectively operable for
3 deleting a cache line from said cache at said first node
4 when said cache is full to provide space for a new cache
5 line to be stored to said cache, and for sending the address
6 of the deleted cache line to an invalidation directory to
7 indicate said node no longer has a copy of said cache line.